



DESIGN, AUTOMATION & TEST IN EUROPE

14 – 18 March, 2016 · ICC · Dresden · Germany

The European Event for Electronic  
System Design & Test



# Fabrication Non-Uniformity in Silicon Photonic Interconnects

Mahdi Nikdast<sup>1</sup>, Gabriela Nicolescu<sup>1</sup>, Jelena Trajkovic<sup>2</sup>, and Odile Liboiron-Ladouceur<sup>3</sup>

<sup>1</sup>Polytechnique Montréal, Montréal, Canada

<sup>2</sup>Concordia University, Montréal, Canada

<sup>3</sup>McGill University, Montréal, Canada




Si-EPIC



# Silicon Photonic Interconnects

- Number of processor cores
- Metallic interconnects limitations
- Let there be **light**
- Wavelength Division Multiplexing (WDM)
- **Challenges** **Designed**  $\neq$  **Fabricated**
  - **Fabrication non-uniformity**




IBM ICON (Intra-Chip Optical Network)  
3D-integrated chip consists of several layers  
(2006)


2006



2015



Intel's Polaris chip: 8x10 mesh  
(2007)



IBM's TrueNorth: 4096 cores  
(2011~2014)



IBM's fully integrated wavelength  
multiplexed CMOS silicon photonics chip  
(2015)

# Outline


- **Fabrication non-uniformity in silicon photonics**
- **Proposed bottom-up approach**
- **Quantitative simulation results**
- **Fabrication**
- **Conclusion**

# Outline

- **Fabrication non-uniformity in silicon photonics**
- Proposed bottom-up approach
- Quantitative simulation results
- Fabrication
- Conclusion


# Fabrication Non-Uniformity

- Fabrication-induced Process Variation (PV)




# Why Does It Happen?

- Optical lithography process imperfection
  - Resist sensitivity
  - Resist age or thickness
  - Exposure change
  - Etching
- Primary concerns
  - Waveguide width variations
  - Top silicon thickness variations



# Different Perspectives



# Our Contribution




- A **computationally efficient and accurate** method
  - Explore different variations at both levels
  - PV study in large-scale photonic interconnects
  - Corner analysis at the system level



# Outline

- Fabrication non-uniformity in silicon photonics
- **Proposed bottom-up approach**
- Quantitative simulation results
- Fabrication
- Conclusion






# Methodology Overview



Supermode theory



Marcatili's approach





# Outline

- Fabrication non-uniformity in silicon photonics
- Proposed bottom-up approach
- **Quantitative simulation results**
- Fabrication
- Conclusion



# Quantitative Simulations

- Numerical simulator (use for evaluations)
  - MODE (Lumerical)
- MATLAB implementation
- Strip waveguides original dimensions
  - Width: **500 nm**
  - Thickness: **220 nm**
- Simulation parameters
  - Arbitrary variation range:  $[-30, 30]$  nm
  - Central laser wavelength: 1550 nm
  - Gap (input/drop waveguide and MR): 200 nm
- Fundamental TE mode





# Effective and Group Indices

Thickness




Width




# Optical Spectrum of an Add-Drop Filter

- radius  $r = 9 \mu\text{m}$ , coupler length  $l_c = 4 \mu\text{m}$ , gap  $2g = 200 \text{ nm}$
- $\text{FSR} \approx 9 \text{ nm}$




Free-Spectral Range (FSR)

$$\Delta\lambda_{MR} > \text{FSR}$$



**Silicon thickness variations ( $\pm 10 \text{ nm}$ )**



**Waveguide width variations ( $\pm 10 \text{ nm}$ )**

# Complexity Comparison and Evaluation

- Proposed method vs. numerical simulation (MODE)
- Same computation platform
- All the results up to the system level

| Method           | Computation time | Average error rate |
|------------------|------------------|--------------------|
| Numerical (MODE) | 128 minutes      | -                  |
| Proposed         | 54 seconds       | 1 %                |


- Speed-up: greater than **100x**
- Average error rate **1%**

# Outline

- Fabrication non-uniformity in silicon photonics
- Proposed bottom-up approach
- Quantitative simulation results
- **Fabrication**
- Conclusion


# Fabrication Details

- **220 nm** thick SOI strip waveguide with a **500 nm** width
- TE polarization racetrack resonators
  - Radius=  $10\text{ }\mu\text{m}$
  - Coupler length  $\approx 1\text{ }\mu\text{m}$
  - Gap=  $200\text{ nm}$
  - FSR  $\approx 9\text{ nm}$
- Chip
  - Fabrication: Ebeam (U of Washington) ( $2\text{ nm}$  resolution)
  - Measurements: UBC (automatic probe station)
  - $2.1 \times 4.5\text{ mm}^2$
  - **Sixty** identical copies
  - Placed between  $60\text{ }\mu\text{m}$  and  $4.2\text{ mm}$
- **Within-die variations** are studied



# Resonance Wavelength Shift


- 2.1 nm (worst-case) and 0.6 nm (best-case)
- Process variation
- **No thermal variation**
- Negligible width variations
- Thickness variations
  - **2 nm (worst-case)**



Mahdi Nikdast, Gabriela Nicolescu, Jelena Trajkovic, and Odile Liboiron-Ladouceur, "Photonic Integrated Circuits: a Study on Process Variations," Optical Fiber Communication Conference and Exhibition (OFC), Anaheim, California, USA, March 2016.

# Resonance Wavelength shift vs. Physical Distance

- Compared each pair of MRs:  $\binom{60}{2}=1770$



Resonance wavelength difference vs physical distance

# Outline

- Fabrication non-uniformity in silicon photonics
- Proposed bottom-up approach
- Quantitative simulation results
- Fabrication
- **Conclusion**

# Conclusion

- Fabrication non-uniformity is an **issue** both at the Physical Level Design and System Level Design
- Proposed a computationally efficient and accurate method to study fabrication process variations in large-scale systems **(100x, 1%)**
- Corner analysis at physical level and system level
- Need MORE silicon photonics fabrications



**Thank You!**

**Mahdi Nikdast**

**E-mail: [mahdi.nikdast@{polymtl/mcgill}.ca](mailto:mahdi.nikdast@polymtl/mcgill.ca)**

**Webpage: <http://nikdast.com>**