


Laser Integration challenges For on-chip optical interconnects

Y. Léger, C. Cornet, R. Tremblay,
I. Lucci, O. Durand
Foton Laboratory, CNRS unit,
Rennes, France

CominLabs 



Who are we?

2

ENSSAT


LANNION

Optical
communications
& sensors



INSA | INSTITUT NATIONAL
DES SCIENCES
APPLIQUÉES
RENNES

Materials for
photonics



Yoan.leger@insa-rennes.fr

Date 2016 - OPTICS workshop

March 18th, 2016

ENSSAT
LANNION

Optical
communications
& sensors






INSA INSTITUT NATIONAL
DES SCIENCES
APPLIQUÉES
RENNES

Materials for
photonics



Monolithic silicon photonics



Where?

The best place of the photonic layer in a microprocessor

How?

The best integration approach of active photonic devices

What?




The best laser design for a given MP architecture

Very different approaches by the electronics giants

IBM:

Co-integration of CMOS
and photonics


Combined front-end
integration



Intel:


Front side bonding of III-V lasers on
Si

At the fab line level:



Thermal management	✗	✓	✓
Fast communication	✗	✓	✗
Process ease	✓	✗	✓
Off-chip communication	✓	✗	✓
Test costs	✗	✓	✗


In 3D architectures:




Inspired from N. Solomon patent
US8136071 B2

- New issues for thermal management
- Is the previous classification still relevant?
- Always production-line-related considerations
- Consequences at different abstraction levels of the architecture design


- Huge issues related to the integration method...




Nat. Phot. '15



Gent Univ.



Nat. Phot. '16



Foton

◦ Group IV photonics (Si, Ge, GeSn)

CMOS compatibility

Laser electric drive

In some cases the wavelength

◦ Heterogeneous integration of III-V

Process and architecture

III-V wafer issue

Best(?) yields

(large scale integration, costs)

Flexibility

◦ Metamorphic integration of III-V

Large scale integration

Pseudo-substrate issue

Good yields

Thermal management

◦ Pseudomorphic integration of III-V

Large scale integration


Optical property immaturity

Best choice for combined front-end

Thermal management


Four kinds of laser designs:

Ridge lasers




III-V lab

Microdisks/rings




Gent - CEA

Ph. C. cavities



NTT

VCSELs



DTU

Different demands in PICs:

Corona archi.


- External optical drive
- high power laser (0.8W)
- WDM source
- no footprint issue


Chameleon archi.

- thousands of on-chip micro-lasers
- Low power source
- tunability?
- huge footprint constraint

D. Miller, *Proc. IEEE*, **97**, 1166 (2009)

S. Le Beux *et al.*, ATD Europe (2014)





- 1) Integration issues at the chip scale
- 2) The ultimate monolithic integration might not be so unreachable
- 3) No laser solution so far : PhCs, microdisks or power sharing of ridges or VCSELs

All the issues, no solutions in ...

Integrated lasers on Silicon

(C. Cornet, Y. Léger, C. Robert)

To be published (ISTE/Elsevier)

