




3 μm and 12 μm SOI platforms for optical interconnects and I/O coupling

Timo Aalto

Research Team Leader

VTT Technical Research Centre of Finland

The 5th International Workshop on
Optical/Photonic Interconnects for
Computing Systems

Florence, Italy, 29th March 2019





Other contributors and projects

- **VTT:** Matteo Cherchi, Mikko Harjanne, Fei Sun, Tapani Vehmas, Srivathsa Bhat, Markku Kapulainen, Giovanni Delrosso, Ari Hokkanen, Tomi Hassinen, Lauri Lehtimäki, Mikko Karppinen, Jyrki Ollila, Noora Heinilehto, Pentti Karioja
- **Tampere University:** Mircea Guina, Jukka Viheriälä
- **Hamburg University of Technology:**
 - Dirk Jalas, Nabeel Hakemi, Alexander Petrov, Manfred Eich
- **Vertilas Gmbh:** Christian Neumeyr
- **Tyndall National Institute:** Frank Peters, Robert Sheehan
- **Scuola Superiore Sant'Anna:** Antonio Malacarne





What is silicon photonics?

Generating, manipulating, guiding and using light
In Photonic Integrated Circuits (PICs)
processed on silicon-on-insulator (SOI) wafers






Photonics integration – Why?



- Discrete components don't scale up well into complicated systems



Benefits of photonic integrated circuits

- Smaller **size**
- Smaller **weight**
- Smaller **power consumption**
- Smaller **cost** (in volume manufacturing)
- Better optical **performance**
 - Lower coupling losses
 - Higher bandwidth








Specialty of VTT: 3 μm thick silicon waveguides


Micronova clean room facility: From R&D to production

- Clean room 2 600 m², class 10-100-1000
- 150 → 200 mm wafer size upgrade by 2021
- Stepper lithography (i-line) & e-beam lithography
- Automated wafer-level O/E testing
- Multi-project wafer (MPW) runs and dedicated runs
- Process design kits (PDKs)
- Small/medium volume contract manufacturing via VTT Memsfab for 1–1000 SOI wafers/year




Remaining barriers for using Si photonics


- High scattering losses, strong polarization dependency and limited optical power in $<1\ \mu\text{m}$ thick waveguides
- Low bandwidth in $>1\ \mu\text{m}$ thick waveguides
- Lack of monolithic light sources on silicon
- Lack of monolithic isolators and circulators




H. Tuorila et al., Appl. Phys. Lett. 113, 041104 (2018)



Single polarization isolator



Polarization independent isolator




Hybrid laser assembly

Unique aspects of micron-size SOI waveguides:


- Dense integration
- Low scattering losses
- Polarization independency
- Wavelength independency

Illustration of the 3 μm SOI platform




Wavelength dependency of a SMF-28 fiber

Norm of the E
field plotted as
a function of
wavelength





Waveguide core

Standard
single-mode fiber




220 nm SOI waveguides have even more narrow wavelength range and high polarization dependency


Norm of the E
field plotted as
a function of
wavelength





220 nm SOI
(strip)



Standard
single-mode fiber





Micron-size SOI waveguides have ultra-wide wavelength range for both TE & TM




Broadband 3D tapers


- Polished 3D tapers from 12 μm to 3 μm



12 x 9.5 μm




3 x 3 μm






IR output
(3 x 3 μm)

Flat transmission spectra of all 8 waveguides confirm adiabatic spot-size conversion



Broadband AR coating designs

- Anti-reflection coating minimizes reflections in material interfaces
- Baseline: Single SiN layer (75 nm bandwidth for 0.1%)
- Multilayer: Si-SiO₂-Si-SiO₂-Si-SiO₂



Highlights from silicon photonics in 3 μm SOI

Improvements in filters & multiplexers




AWG multiplexers in 2013 (ESA OTUS):

- Down to 5.5 dB loss and -25 dB cross talk
- AWG footprint $\sim 100 \text{ mm}^2$




Multiplexers in 2019 (EU PASSION):

- AWGs with down to 1.6 dB loss and **-35 dB cross-talk** (footprint $\sim 25 \text{ mm}^2$)
- Echelle gratings with down to **0.7 dB loss** and -25 dB cross-talk




AWG



Echelle







AMZI



Ring-loaded AMZI

Monolithic integration of modulators, switches and photodetectors

- Implanted heaters for thermo-optic modulation/switching
 - >10 kHz operation, 24 mW power
- Si p-i-n diodes for phase/amplitude modulation
 - > 2 MHz operation, <5 mW power
- Epitaxially grown Ge photodiodes
 - Responsivity ~1 A/W
 - 3 dB bandwidth up to 40 GHz




Hybrid integration of active components



- Lasers, amplifiers, modulators and photodetectors have been hybrid integrated with 3 μm SOI




5x5 mm SOI chip with 8-ch SOA and EAM arrays



EAM array being tested on SOI



Measured 12.5 Gbps eye diagram




EAM array on GaAs chip



Hybrid VCSEL integration on 3 μm SOI

- VCSEL-SOI coupling with up-reflecting mirrors
- 40 VCSELs and 40x1 MUX in 20x20 mm


PIC layout (2x2 cm)



EU project






DMT up to 50 Gb/s



2 Tb/s transmitter

First design and experimental demonstration of Faraday rotation in 3 μm SOI waveguide spirals

- Demonstration of Faraday rotation in Si
- Layout fine tuning is needed to demonstrate a broadband isolator with high extinction ratio




Dirk Jalas et al.,
"Faraday rotation in
silicon waveguides",
Proc. IEEE 14th Int.
Conf. Group IV
Photonics (GFP'17),
pp. 141-142, 2017

TUHH
Hamburg University of Technology

4x25G transceiver on 12 μm SOI

Hybrid VCSEL and PD integration with 12 μm SOI for 4x25G transceiver




- Passive SOI chip added on top of VCSELs and PDs




Hybrid VCSEL and PD integration with 12 μm SOI for 4x25G transceiver



- Optical SDM & WDM transceivers were assembled and tested
- Optical links were tested up to 25.7 Gbps (SDM)
- Total link loss ~ 10 dB (mainly from misalignments & VCSEL-SOI mismatch)



Assembled transceiver




25.7 Gbps eye diagram from VCSEL-SOI-SMF-SOI-PD link

What next?

Local spot-size conversions on 3 μm SOI for I/O coupling and ultra-fast components

- Low-loss, low-cost coupling from 3 μm SOI to standard SM fiber arrays
- High-speed modulators and photodetectors based on locally thinned waveguides
 - Plasmonic devices with ability to reach $\gg 100$ GHz




CONCLUSIONS


Micron-size silicon waveguides already offer

- Low losses in small footprint
- Polarization independent, ultra-broadband operation
- Monolithic & hybrid integration of active components
- Path ready from R&D to volume production

...and in the future they are aimed to also offer

- Isolators & circulators on chip
- Fast monolithic modulators & photodiodes
- Even lower losses to support microwave photonics, optical computing and other new applications
- Single-photon detectors for quantum photonics





Thank you!

@VTTFinland
#VTTbeyondtheobvious

silicon.photonics@vtt.fi
www.vtt.fi/siliconphotonics